{$cluname}

科伟奇论坛 » 测试测量 » Communication Test and Monitoring




‹‹上一主题 | 下一主题›› 查看 3388
发表一个新帖子 发表回复


标题 Communication Test and Monitoring 在百度搜索本主题 [ 搜 ] [ 打印 ] [ 推荐 ] [收藏帖子] [ 收藏到新浪VIVI] [ 订阅 ]

jony (版主)
楼主   [点击复制本网址] [ 字体: ] [ 编辑 ] [ 报告 ] [评分]
Rank:16Rank:16Rank:16Rank:16Rank:16
UID 156
帖子 6
积分 18 点
金币 31 枚
魅力 13 度
注册 2010年7月8日



Communication Test and Monitoring

Communication test and monitoring equipment consists of various products in the wireline, wireless, optical, and telecommunication market segments. These products include network/protocol analyzers, spectrum analyzers, bit-error rate testers (BERT), voice over Internet protocol (VoIP) testers, SONET/SDH testers, and more.

Designing communication test products presents a two-fold challenge:

  1. The need to support a variety of standards such as PCI Express and 10 Gigabit Ethernet (GbE) well ahead of equipment manufacturers
  2. The constant pressure to upgrade products that support emerging standards, new features, and new functionality

As a result, designers need programmable solutions that provide the flexibility to upgrade and prolong the life of the tester equipment. Programmability is both a business and design requirement, making FPGAs the ideal solution for these applications.

Figure 1 illustrates the use of Altera® FPGAs and intellectual property (IP) functions in a multiport network/protocol analyzer. There are three key functional blocks in a typical tester line card – generator, framer/MAC, and analyzer. The generator generates the test pattern, which is sent to the framer for framing and then over to the device under test (DUT). Once the data comes back from the DUT, the framer sends the data to the analyzer for bit-error rate testing, histogram, and various other test procedures.

Figure 1. Multiport Network/Protocol Analyzer

Figure 1. Multiport Network/Protocol Analyzer

Key System Architecture Variables

  • Number of ports per line card
  • Power (total power dissipation per board: maximum 50 - 60 Watts)
  • Multiple ports with varying network protocols (Ethernet, GbE, optical, etc.)
  • Software/hardware partitioning (Layers 1 - 7)

Altera Solutions

The feature-rich architecture of the Stratix®Arria®, and Cyclone® series FPGAs provides an excellent solution for communication tester equipment production needs. These programmable device families give system designers flexibility, performance, integration, and design resources that are not available in any other device solution. These devices along with Altera’s extensive portfolio of IP cores give designers industry-leading development solutions for the next generation of communication tester equipment.

Stratix series FPGAs use a high-performance architecture that accelerates block-based designs for maximum system performance. Stratix devices include up to 1,100K equivalent logic elements (LEs), up to 53 Mb of embedded memory, high-performance, variable-precision digital signal processing (DSP) blocks with up to 3600+ 18x18 high-performance multipliers, and flexible I/Os for most popular interface standards.

Stratix series devices also include transceivers capable of data rates up to 28 Gbps, as well as up to 66 full-duplex transceiver channels supporting data rates up to 12.5 Gbps, with the accuracy required for multiple serial protocols such as PCI Express 1.1, 2.0, and 3.0. The inclusion of integrated transceivers in some family members provides a solution that is both cost- and board-space-efficient for communication tester products. Built on the Stratix architecture, Stratix devices include the embedded memory and LE resources needed for input and output data processing functions, such as framing, bit-error rate testing, and clock signal synchronization.

Low-cost Cyclone series FPGAs are a precise fit for applications that need a lower price per port.  A Cyclone device can be used with Altera IP cores, such as the 10/100 Ethernet MAC controller core, to reduce design time. The Nios® II embedded processor can be used to perform some of the control functions within the system. The integration of various discrete devices into a single Cyclone device decreases the number of components on board and also reduces design cost and time. Cyclone devices have a highly efficient device architecture and meet the performance and price requirements of cost-sensitive communication test products. The low-cost Cyclone devices used in combination with Altera IP cores can lead to shortened development cycles for faster time-to-market and significant cost savings.

Altera offers a variety of IP cores that can be utilized in tester equipment. High-speed chip-to-chip interfaces such as SFI, SPI3, SPI4.x, SGMII, and XAUI, and memory interfaces such as DDR3 and RLDRAM III can be downloaded from Altera's IP Megastore® website.

Table 1. Intellectual Property, Development Kits, and Reference Designs
Digital Signal Processing Embedded Processors
Interfaces and Peripherals Communications

Additional Solutions

Related Links





此用户离线!
共计在线时长0分钟2010/7/8 9:36:23
[ 资料 ] [ 短信 ] [ 好友 ] [ 文集 ] [ 引用 ] [ 回复 ] 点击返回顶部

« 首页1 »1/共1页


查看积分策略说明快速回复你的内容
快捷回复标题 (选填) 快捷插入表情图标
验 证 码  点击获取验证码
快捷回复内容

自动复制

Powered by TEAM 2.0.5 Release - ACC © 2005 Team5 Studio All rights reserved